[1]
Arijit Bhattacharya, Sayantan Ghatak, Satrajit Ghosh, and Rajib Das, “Simulated Annealing Approach onto VLSI Circuit Partitioning”, Math. J. Interdiscip. Sci. , vol. 2, no. 2, pp. 133–139, Mar. 2014.